IN THE CLAIMS:

- (currently amended) A current mode transfer logic transmission line driver sys-1 tem comprising: 2 a transmission line, defining at least a first and a second signal carrying conduc-3 tor, the transmission line defining a characteristic impedance, means for selectively driving unequal logic signal currents through the first and 5 the second signal carrying conductors, respectively, a terminating resistor connected between the distal ends of the first and the second 7 signal carrying conductors, means for receiving the logic signal currents at the distal end of each transmission 9 line, wherein the received currents are unequal to each other, and 10 means for sensing and amplifying the unequal currents. 11
- 2. (previously presented) The current mode transfer logic transmission line driver
 system of claim 1 wherein the means for selectively driving unequal currents through the
 two transmission lines, comprises:
 a first current source selectably connected to the first signal carrying conductor,
 and
 a second current source selectably connected to the second signal carrying conductor of the first transmission line, the first and the second current sources of unequal
 magnitudes.
- 3. (previously presented) The current mode transfer logic transmission line driver system of claim 1 wherein the means for receiving currents at the distal end of each transmission line comprises:

- a first current receiving circuit connected between the distal end of the first 4 transmission line and at least one return path conductor, and 5
- a second current receiving circuit connected between the distal end of the second 6 transmission line and at least one return path conductor. 7
- (currently amended) The current mode transfer logic transmission line driver sys-1 tem of claim 1-3 wherein the first and the second current receiving circuits comprises di-2 ode connected MOS transistors.
- (previously presented) The current mode transfer logic transmission line driver 5. 1
- system of claim 4 further comprising means for biasing each diode connected MOS tran-
- sistor so that it presents a low impedance at the distal ends of the transmission lines, but
- wherein that low impedance is substantially higher than the line's characteristic imped-
- ance.

3

- (currently amended) The current mode transfer logic line driver system of claim 6. 1 1 wherein the means for sensing the unequal currents comprises means for comparing the 2
- currents in the a first receiving circuit to the current in the a second receiving circuit. 3
- (previously presented) The current mode transfer logic line driver system of 7. 1
- claim 6 wherein the means for comparing the currents in the first receiving circuit to the 2
- current in the second receiving circuit comprises: 3
- a differential current amplifying circuit that amplifies the difference in the currents in the first and the second receiving circuits.
- (previously presented) The current mode transfer logic line driver system of 8. claim 6 wherein the differential current amplifying circuit comprises: 2
- a first amplifying current mirroring circuit providing an first output current, 3
- a second amplifying current mirroring circuit providing a second output current, 4
- and 5

13

PATENTS 112055-0073U 17732-67070.00

6	a current to voltage conversion circuit, arranged to receive the first and the second
7	output currents and provides a voltage output that is proportional to the difference be-
8	tween the outputs of the first and the second amplifying current mirroring circuits.
	9. (previously presented) The current mode transfer logic transmission line driver
1	9. (previously presented) The current mode transfer logic transmission line curves system of claim 1 wherein the transmission line comprises:
2	
3	a first transmission line defining the first signal carrying conductor and a charac-
4	teristic impedance with respect to at least one return path conductor,
5	a second transmission line defining the second signal carrying conductor and a
6	characteristic impedance with respect to at least one return path conductor,
7	wherein the at least one return path conductor is connected to ground.
1	10. (currently amended) A method for transferring current mode logic signals over
2	transmission lines comprising the steps of::
3	defining a transmission line with at least a first and a second signal carrying con-
4	ductor,
5	defining a characteristic impedance with respect to the at least first and second
6	signal carrying conductors,
7	selectively driving unequal logic signal currents through the two signal carrying
8	conductors,
9	providing a terminating resistor between the distal ends of the at least first and the
10	second signal carrying conductors,
11	receiving the logic signal currents from the distal end of the transmission line,
12	wherein the received currents are unequal to each other, and

11. (previously presented) The method for transferring current mode logic signals of claim 9 wherein the selectively driving unequal currents through the two signal carrying conductors, comprises the steps of:

sensing and amplifying the unequal currents.

- selectably connecting a first current source to the first signal carrying conductor,
- 5 and
- selectively connecting a second current source to the second signal carrying con-
- ductor, wherein the first and the second current sources are of unequal magnitudes.
- 1 12. (previously presented) The method for transferring current mode logic signals of
- claim 10 wherein the receiving currents from the distal end of the transmission line com-
- 3 prises the steps of:
- 4 receiving a first current from the distal end of the first signal carrying conductor,
- 5 and
- receiving a second current from the distal end of the second signal carrying con-
- 7 ductor.
- 13. (previously presented) The method for transferring current mode logic signals of
- claim 12 wherein the first and the second currents are received by diode connected MOS
- 3 transistors.
- 1 14. (previously presented) The method for transferring current mode logic signals of
- claim 13 further comprising the steps of biasing each diode connected MOS transistor so
- 3 that it presents a low impedance at the distal ends of the transmission lines, but wherein
- that low impedance is substantially higher than the line's characteristic impedance.
- 1 15. (currently amended) The method for transferring current mode logic signals of
- claim 10 wherein the step of sensing the unequal currents comprises the step of compar-
- 3 | ing the current in the a first receiving circuit to the current in the a second receiving cir-
- 4 cuit.
- 1 16. (previously presented) The method for transferring current mode logic signals of
- 2 claim 15 wherein the step of comparing the currents in the first receiving circuit to the

- 3 current in the second receiving circuit comprises the step of amplifying the difference in
- 4 the currents in the first and the second receiving circuits.
- 17. (previously presented) The method for transferring current mode logic signals of claim 15 wherein the step of amplifying the difference comprises the steps of:
- first mirroring and amplifying the current in the first receiving circuit and providing an first output current,
- second mirroring and amplifying the current in the first receiving circuit and providing a second output current,
- 7 receiving the first and the second output currents, and
- provides a voltage output that is proportional to the difference between the received first and the second output currents.
- 1 18. (previously presented) The method for transferring current mode logic signals of claim 10 wherein the step of defining a transmission line comprises the steps of:
- defining a first transmission line having the first signal carrying conductor and a characteristic impedance with respect to at least one return path conductor, and
- defining a second transmission line having the second signal carrying conductor
- and a characteristic impedance with respect to at least one return path conductor,
- 7 wherein the at least one return path conductor is connected to ground.